Remove Cache Remove Design Remove Programming Remove Virtualization
article thumbnail

USENIX SREcon APAC 2022: Computing Performance: What's on the Horizon

Brendan Gregg

I'm now program co-chair for SREcon 2023 APAC, and our 2023 conference is June 14-16 in Singapore. And now, helping bring USENIX conferences to Australia by giving the first keynote: I could not have scripted or expected it. The call for participation ends on March 2nd 23:59 SGT!

article thumbnail

Current status, needs, and challenges in Heterogeneous and Composable Memory from the HCM workshop (HPCA’23)

ACM Sigarch

using Compute Express Link or CXL), organizing memory components for optimal performance, adapting system software traditionally designed for homogeneous memory systems, and developing memory abstractions and programming constructs for HCM management. Therefore, software-hardware co-design is an essential component.

Latency 52
Insiders

Sign Up for our Newsletter

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Trending Sources

article thumbnail

USENIX SREcon APAC 2022: Computing Performance: What's on the Horizon

Brendan Gregg

I'm now program co-chair for SREcon 2023 APAC, and our 2023 conference is June 14-16 in Singapore. And now, helping bring USENIX conferences to Australia by giving the first keynote: I could not have scripted or expected it. It was a great privilege. The call for participation ends on March 2nd 23:59 SGT!

article thumbnail

The Power of Integrated Analytics Within an IMDG

ScaleOut Software

For more than fifteen years, ScaleOut StateServer® has demonstrated technology leadership as an in-memory data grid (IMDG) and distributed cache. Designed to help scalable applications deliver high performance, it stores live, fast-changing data in memory (DRAM) for fast updates and retrieval. The Challenges with Parallel Queries.

article thumbnail

The Power of Integrated Analytics Within an IMDG

ScaleOut Software

For more than fifteen years, ScaleOut StateServer® has demonstrated technology leadership as an in-memory data grid (IMDG) and distributed cache. Designed to help scalable applications deliver high performance, it stores live, fast-changing data in memory (DRAM) for fast updates and retrieval. The Challenges with Parallel Queries.

article thumbnail

A thorough introduction to bpftrace

Brendan Gregg

bpftrace uses BPF (Berkeley Packet Filter), an in-kernel execution engine that processes a virtual instruction set. The probe specifies what events to instrument, the filter is optional and can filter down the events based on a boolean expression, and the action is the mini program that runs. There's no filter. Variable Description.

Latency 68
article thumbnail

Architectural Myopia

ACM Sigarch

In industry, generally due to time-to-market restrictions, we tend to think extremely short term with evolutionary design changes rather than riskier revolutionary ideas that have a longer timeline for returns. Virtualization, for instance, was being addressed by IBM in the 1960s. However, a similar near term bias exists in academia.