article thumbnail

Cache-Control for Civilians

CSS Wizardry

To this end, having a solid caching strategy can make all the difference for your visitors. ?? How is your knowledge of caching and Cache-Control headers? That being said, more and more often in my work I see lots of opportunities being left on the table through unconsidered or even completely overlooked caching practices.

Cache 264
article thumbnail

Speeding Up Linux Kernel Builds With ccache

O'Reilly Software

ccache, the compiler cache, is a fantastic way to speed up build times for C and C++ code that I previously recommended. Recently, I was playing around with trying to get it to speed up my Linux kernel builds, but wasn’t seeing any benefit.

Speed 40
Insiders

Sign Up for our Newsletter

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Trending Sources

article thumbnail

USENIX SREcon APAC 2022: Computing Performance: What's on the Horizon

Brendan Gregg

## References I've reproduced the references from my SREcon22 keynote below, so you can click on links: - [Gregg 08] Brendan Gregg, “ZFS L2ARC,” [link] Jul 2008 - [Gregg 10] Brendan Gregg, “Visualizations for Performance Analysis (and More),” [link] 2010 - [Greenberg 11] Marc Greenberg, “DDR4: Double the speed, double the latency?

article thumbnail

Speeding up Linux kernel builds with ccache

Nick Desaulniers

ccache , the compiler cache, is a fantastic way to speed up build times for C and C++ code that I previously recommended. Recently, I was playing around with trying to get it to speed up my Linux kernel builds, but wasn’t seeing any benefit. Cold Cache. kB max cache size 5.0 kB max cache size 5.0

Speed 46
article thumbnail

USENIX SREcon APAC 2022: Computing Performance: What's on the Horizon

Brendan Gregg

References I've reproduced the references from my SREcon22 keynote below, so you can click on links: [Gregg 08] Brendan Gregg, “ZFS L2ARC,” [link] , Jul 2008 [Gregg 10] Brendan Gregg, “Visualizations for Performance Analysis (and More),” [link] , 2010 [Greenberg 11] Marc Greenberg, “DDR4: Double the speed, double the latency?

article thumbnail

Hello from Europe!

Speed Curve

To overcome some of these challenges, we built our own Java-based player, complete with caching, content compression, and even bandwidth detection so it could switch between video, audio, and text versions of a course depending on network speed. Ultimately the business didn’t survive the dotcom bust, but it lit a spark.

Retail 52
article thumbnail

AMD EPYC Processors in Azure Virtual Machines

SQL Performance

This processor has a base clock speed of 2.0GHz, with an all-core boost speed of 2.55GHz, and a max boost clock speed of 3.0GHz. The L3 cache size is 64MB. The older Intel Xeon E5-26xx v3 (Haswell) series which was introduced in Q3 of 2014, had a maximum memory bandwidth of 2133MHz. The L3 cache size is 64MB.

Azure 42