12 activity-report-2018 2018 Related Topics 
Brendan Gregg
OCTOBER 8, 2018
Here's key differences as of August 2018: Type DTrace bpftrace. 2 probes active ^Cde-activating probes [.] @ns: function @ = quantize(value) @ = hist(value). function @ = lquantize(value, min, max, step) @ = lhist(value, min, max, step). variable this->name $name. variable self->name @name[tid].
Brendan Gregg
OCTOBER 7, 2018
Here's key differences as of August 2018: Type DTrace bpftrace. 2 probes active ^Cde-activating probes [.] @ns: function @ = quantize(value) @ = hist(value). function @ = lquantize(value, min, max, step) @ = lhist(value, min, max, step). variable this->name $name. variable self->name @name[tid].
This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.
SQL Server According to Bob
DECEMBER 18, 2018
For example, if a flight booking reports that a seat has successfully been booked, then the seat will remain booked even if the system crashes.” – [link]. A block device write request (0 bytes – write[10, 12 or 16 bytes] SCSI command) requesting a device flush. When DpoFua=1 is reported, the device is reporting support for Fua.
HammerDB
OCTOBER 12, 2018
tpcc | DELIVERY | PROCEDURE | @ | 2018-10-11 08:57:34 | 2018-10-11 08:57:34 | DEFINER | | latin1 | latin1_swedish_ci | latin1_swedish_ci |. GHz (asserted by call to kernel) boost state support: Supported: yes Active: yes. Copyright (C) 2003-2018 Steve Shaw.
Alex Russell
JANUARY 30, 2024
The Budget, 2024 JavaScript-Heavy Markup-Heavy Calculate Your Own Situation Report Mobile Desktop Takeaways The Great Branch Mispredict The Budget, 2024 # In a departure from previous years, we'll evaluate two sets of baseline numbers for first-load under five seconds on 75 th ( P75 ) percentile devices and networks. Give it a try!
Brendan Gregg
FEBRUARY 9, 2018
I then analyzed performance during the benchmark ([active benchmarking]), and used other benchmarks to confirm findings. Divide it by the CPU count (as reported by mpstat, etc) for the per-CPU rate. virtual (bgregg-c5.9xl-i-xxx) 02/09/2018 _x86_64_ (36 CPU) 05:24:51 PM proc/s cswch/s. Half the CPU cycles have page walks active.
John McCalpin
JANUARY 22, 2018
Introduction: In December 2017, my colleague Damon McDougall (now at AMD) asked for help in porting the fused multiply-add example code from a Colfax report ( [link] ) to the Xeon Phi x200 (Knights Landing) processors here at TACC. The minimum number of independent accumulators required is: 2 VPUs times 6 cycles = 12 independent accumulators.
Expert insights. Personalized for you.
110 
Let's personalize your content