article thumbnail

Evaluating the Evaluation: A Benchmarking Checklist

Brendan Gregg

These have inspired me to summarize another performance activity: evaluating benchmark accuracy. Accurate benchmarking rewards engineering investment that actually improves performance, but, unfortunately, inaccurate benchmarking is more common. If the benchmark reported 20k ops/sec, you should ask: why not 40k ops/sec?

article thumbnail

Evaluating the Evaluation: A Benchmarking Checklist

Brendan Gregg

These have inspired me to summarize another performance activity: evaluating benchmark accuracy. Accurate benchmarking rewards engineering investment that actually improves performance, but, unfortunately, inaccurate benchmarking is more common. If the benchmark reported 20k ops/sec, you should ask: why not 40k ops/sec?

Insiders

Sign Up for our Newsletter

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Trending Sources

article thumbnail

Real user monitoring vs. synthetic monitoring: Understanding best practices

Dynatrace

In some cases, you will lack benchmarking capabilities. connectivity, access, user count, latency) of geographic regions. Because pre-production environments are used for testing before an application is released to end users, teams have no access to real-user data. RUM generates a lot of data. Synthetic monitoring drawbacks.

article thumbnail

Fixing a slow site iteratively

CSS - Tricks

Google’s industry benchmarks from 2018 also provide a striking breakdown of how each second of loading affects bounce rates. With all of this in mind, I thought improving the speed of my own version of a slow site would be a fun exercise. billion if the site slowed down by just one second. Source: Google /SOASTA Research, 2018.

Cache 92
article thumbnail

A peculiar throughput limitation on Intel’s Xeon Phi x200 (Knights Landing)

John McCalpin

There was no deep goal — just a desire to see the maximum GFLOPS in action. The exercise seemed simple enough — just fix one item in the Colfax code and we should be finished. Using the minimum number of accumulator registers needed to tolerate the pipeline latency (12), the assembly code for the inner loop is: B1.8:

Latency 40