article thumbnail

USENIX SREcon APAC 2022: Computing Performance: What's on the Horizon

Brendan Gregg

## References I've reproduced the references from my SREcon22 keynote below, so you can click on links: - [Gregg 08] Brendan Gregg, “ZFS L2ARC,” [link] Jul 2008 - [Gregg 10] Brendan Gregg, “Visualizations for Performance Analysis (and More),” [link] 2010 - [Greenberg 11] Marc Greenberg, “DDR4: Double the speed, double the latency?

article thumbnail

USENIX SREcon APAC 2022: Computing Performance: What's on the Horizon

Brendan Gregg

References I've reproduced the references from my SREcon22 keynote below, so you can click on links: [Gregg 08] Brendan Gregg, “ZFS L2ARC,” [link] , Jul 2008 [Gregg 10] Brendan Gregg, “Visualizations for Performance Analysis (and More),” [link] , 2010 [Greenberg 11] Marc Greenberg, “DDR4: Double the speed, double the latency?

Insiders

Sign Up for our Newsletter

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Trending Sources

article thumbnail

Hello from Europe!

Speed Curve

To overcome some of these challenges, we built our own Java-based player, complete with caching, content compression, and even bandwidth detection so it could switch between video, audio, and text versions of a course depending on network speed. Ultimately the business didn’t survive the dotcom bust, but it lit a spark.

Retail 52
article thumbnail

The Surprising Effectiveness of Non-Overlapping, Sensitivity-Based Performance Models

John McCalpin

The presentation discusses a family of simple performance models that I developed over the last 20 years — originally in support of processor and system design at SGI (1996-1999), IBM (1999-2005), and AMD (2006-2008), but more recently in support of system procurements at The Texas Advanced Computing Center (TACC) (2009-present).

article thumbnail

Is Intel Doomed in the Server CPU Space?

SQL Performance

Intel server processors have historically delivered significantly better single-threaded CPU performance and lower power consumption than competing AMD processors since the Intel Nehalem microarchitecture in 2008. They will also have up to 256MB of L3 cache per processor.

Servers 46
article thumbnail

Compiler bug? Linker bug? Windows Kernel bug.

Randon ASCII

I was doing a lot of builds because I was doing build-speed investigations and these crashes were interfering with my ability to do measurements. This was starting to look like a Windows file cache bug. Maybe something to do with multi-socket coherency of the disk and cache or ???

article thumbnail

Common SQL Server Mishaps

SQL Performance

While hardware such as intelligent SANs, Solid State Disk, and other advancements have helped speed things up, wasted space in index can translate to wasted space in the buffer pool as well as wasting more I/O. I tend to recommend increasing this value to a higher number after examining the Plan Cache.

Servers 49